Abstract-We believe that by adapting architectures to fit the requirements of a given application domain, we can significantly improve the efficiency of computation. To validate the idea for our application domain, we evaluate a wide spectrum of commodity computing platforms to quantify the potential benefits of hetero geneity and customization for the domain-specific applications. In particular, we choose medical imaging as the application domain for investigation, and study the application performance and en ergy efficiency across a diverse set of commodity hardware plat forms, such as general-purpose multi-core CPUs, massive paral lel many-core GPUs, low-power mobile CPUs and fine-grain cus tomizable FPGAs. This study leads to a number of interesting observations that can be used to guide further development of domain-specific architectures.
I. INTRODUCTION
The goal of the Center for Domain-Specific Computing (CDSC) [1O] is to develop domain-specific hardware architec tures, and the software systems to greatly improve the perfor mance and the energy efficiency of domain-specific applica tions. One of the application domains selected by the center is medical imaging, given its significant impact of the health care industry. To achieve our goal, it is essential to benchmark how well current commodity platforms perform, and identify opportunities for architectural innovations.
This paper provides a summary of our efforts to character ize the experimental platforms. We first describe several ex perimental platform candidates in Section II. We have two server-class platforms, one of which integrates the CPU, GPU and FPGA together; the other one combines Xeon and Atom processor in one server. Additionally, we also investigate a mobile-class platform that is based on an ARM-based SOc. We then describe the application domain and the applications used in this study in Section III. Experimental results, along with analysis and discussions are presented in Section IV.
II. HARDWARE PLATFORMS
A. Server-Class Platform A: CPU+GPU+FPGA We want to set up a server-class platform that integrates multi-core CPU and popular accelerator units (GPU and 978-1-4673-0772-7/12/$31.00 ©2012 IEEE 94 FPGA) in a tightly coupled fashion. The platform is used to demonstrate the benefit of heterogenous coprocessor accelera tion and the customization capability of FPGAs.
We use the Convey HC-lex [2] as our baseline platform. The motherboard has two PCI-e X16 slots, but there is no physical space to host a double-width GPU (e.g., GTX280) or Tesla compute card due to form-factor issues. Currently we use a PCI-express expansion box to host a Tesla compute card C1060. Fig. 1 shows the structures of the coprocessor hardware of the Convey HC-lex. The HC-lex uses 4 Xilinx Virtex6 LX760 as the user FPGAs. The CPU and different FPGAs access the off-chip memory using a shared memory model. The system employs an on-board crossbar to realize the interconnection. Cache coherence is also handled through the FSB protocols. Each FPGA has 16 external memory ac cess channels. (Eight physical memory ports are connected to eight memory controllers which run at 300MHZ. The core design runs at l50MHZ. Thus, effectively the design on each FPGA is presented with 16 "logical" memory access channels through time multiplexing.) The Convey HC-lex provides a very large bandwidth (80GB/s peak), and with 16GB capac ity for coprocessor side memory. In practice, we observe that around 30% to 40% of the peak bandwidth can be easily ob tained. The FPGA-side off-chip memory system is designed to better support interleaved (short) data access rather than tradi tional cache-line burst access.
B. Server-Class Platform B: Xeon+Atom
This platform is used to study the heterogeneity across mul tiple CPUs. The diagram of the platform is shown in Fig. 2 .
The platform consists of one dual-core Intel ® Atom™Processor 330 and one quad-core Intel ® Xeon ® Processor E5450. This kind of experimental platform is considered to be a perfect heterogeneous system for evalu ation [14] . The Atom and Xeon processors represent two opposite types of micro architecture. The Xeon employs a high-performance server-class microarchitecture, while the Atom employs a low-power microarchitecture targeted for mobile devices.
The microarchitectural parameters of these two processors are shown in Table I . The Atom processor uses an in-order is sue, a narrower issue width, and has a much smaller L2 cache. 
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The FSB frequency of the Xeon is degraded to 533GHz be cause we need to run the front side bus at a speed that works for the Atom processor. Because of this, we use the quad-core Xeon L5408 in the Convey HC I-ex server rather than the Xeon E5450 in the Xeon+Atom platform to obtain the performance and energy of a server-class Xeon processor.
C. Mobile-Class Platform
Modern smartphones have a design specification that pro vides over lOOGOPS workload for cellular communication, voice/audio/video processing, and graphics rendering within a lW power budget [15] . The solution to achieving such an ag gressive specification is a heterogeneous multi-core SoC where each core is highly specialized for a set of applications and running at a just-enough clock frequency for power minimiza tion. TI's OMAP, Qualcomm's Snapdragon, Nvidia's Tegra are exemplar mobile SoCs which integrate a GPU for 3D graph ics applications, a DSP for multimedia streaming applications, and a single or multi-core CPU for running operating system and general-purpose tasks. Fig. 3 shows the block diagram of Nvidia's Tegra 2 SoC, the target mobile-class platform in our study. The SoC has a dual-core ARM Cortex-A9 which runs at IGHz. The Cortex-A9 MPcore processor implements the ARMv7 instruction set architecture which has an eight-stage pipeline and out-of-order instruction execution. It has a 32KB instruction cache and a 32KB data cache per core with both cores sharing a common 1MB L2 Cache. Other microarchitec ture parameters of the processor are shown in Ta ble I.
III. ApPLICATIONS
We choose medical imaging as the primary application do main as it has become a routine tool in the diagnosis and treat ment of most medical problems. Image reconstruction and medical image processing entails a large degree of computa tion. A typical image processing pipeline would include image reconstruction, denoising, registration and segmentation. The following subsections briefly describe each application, one by one.
A. Image Reconstruction: EM+ TV
Computerized tomography (CT) plays a major role in mod ern medicine. However, the radiation associated with CT is significant. We applied compressive sensing methods for CT image reconstruction with less radiation exposure but compa rable image quality. The compressive sensing implementation used by CDSC is called EM+ TV, recently proposed in [16] .
The reconstruction tries to recover signal (vector or images) x from measurements b where Ax = b. A is a M x N matrix describing the transform from the original image to measure ments; M is the number of measurements, and N is the dimen sion of the image. The EM+ TV reconstruction algorithm [16] tries to solve the non-linear optimization problem:
Fig. 4. Ray Tracing in Forward Projection
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The first term is the total variation (TV) term and the second term is the expectation maximization (EM) term. We omit the mathematical derivation details which are available in [16] . The constraint optimization problem is solved using a semi implicit iterative scheme. One of the major computation kernels, EMupdate, performs
Inside the EMupdate kernel, we need to do a forward projection to obtain Ax k ; perform an element-wise division to obtain Y; do a backward projection to obtain AT Y (or L� l (aijYi)); and then obtain the updated value X J + l using element-wise scaling. Note that because matrix A is very large and sparse, A is never constructed explicitly. A ray-tracing based technique is used to compute the forward and backward projections. Fig.  4 illustrates the ray-tracing technique in a forward projection.
The EMupdate kernel involves many"random" accesses in the ray-tracing process. Load balancing is also an issue as the intersection lengths for different rays are different.
B. Image Denoising: Rician Denoise
The reconstructed image may contain certain noisy artifacts which are removed in a denoising step. Rician denoise is a TV-based (total variation) algorithm that tries to remove noises which are under Rician distributions. Assuming f = u + n, where u is the clear image, which is unknown; f is the ob served image with Rician noise n. The problem is to recover a clear image u from a noisy image f. The following formula tion can be used to resolve the noise
In the equation, ). is a parameter to balance the TV term and fidelity term. n is the domain of the image. (]" is the parame ter for the Rician noise, which is given. 10(.) is the modified Bessel function of the first kind of order zero. Our reference code then solves the minimization problem using gradient descent where the gradient The major computation involved in the gradient computation is the curvature term V . I �� I ' where a finite difference sten cil computation kernel is used in actual numeric computation. More mathematical details are available in [12] .
C. Image Registration: Fluid Registration
Image registration tries to find a transformation function of the coordinate system of one image study into the coordinate system of another image study, in order to better align the two image studies and capture the progressive development of the illness (e.g., tumors). Fluid registration regularizes the defor mation using a fluid PDE equation, and it allows registrations of large deformations. Fluid regularizers ensure that the trans form function is smooth. The two images are Sand T. The deformation field is termed u. In each iteration, we first per form linear interpolation based on the deformation field:
T (x, t) = T(x -u(x, t)) (4) We obtain the force field using the derivative of an L2 Sum of Square Difference (SSD) metric:
Instantaneous velocity v(x, t) can be obtained by solving the fluid PDE:
In our implementation, we simply use a Gaussian convolution as in [11, 17] .
We use the recursive Gaussian IIR proposed by Alvarez and Mazorra [4] . This IIR only needs two MADD operations per dimension. After that, we obtain an updated deformation field by solving the PDE du(x, t)/dt = v(x, t) -v(x, t)Vu(x, t), using an explicit Euler scheme:
The advancement of timestep needs to be bounded so that (t i + l _t i ) maxIIR(x, t i ) 11 2 does not exceed the maximum dis placement allowed in one iteration. More mathematical deriva tions can be seen in [17] .
The dataflow of this application is shown in Fig. 5 . The ap plication involves stencil computation in two functions (upda teU and updateF), and random access in one function (interp). The updateV function involves an in-place sweeping of the 3D data array in all six directions. The FPGA implementation of the algorithm is presented in [8] .
D. Image Segmentation: Active Contours
Image segmentation tries to find and segment an object of interest. For example, if we have a medical image that contains a tumor, image segmentation can be used to segment the tumor, and we can then perform volumetric assessment of the tumor size. We use Chan-Vese active contours method [5] , which is a level-set-based technique for image segmentation. The method tries to minimize minF 2 (Cl ,C 2 ,Cp) = l ( IoC:t) -Cl) 2 (1-H( cp))d :ff + l ( IO( :ff )-C 2 ) 2 H( cp)d :ff +f3l IV H( CP )l d :ff (10) where cp is the level-set function and 10(.) is the input image. H (.) is the Heaviside step function: The optimization problem is again solved using gradient de scent where the gradient of cp is:
where c5 (.) is the Dirac Delta function.
This application mainly involves stencil computations, the computation of Cl and C 2 needs an additional reduction step.
Most of the codes discussed in this section are available in [3] . A summary of the application characteristic is shown in Ta ble II.
IV. ApPLICATION PERFORMANCE AND ENERGY EFFICIENCY

A. CPU vs. GPU vs. FPGA
The CPU code is parallelized using OpenMP. The GPU ker nel is implemented using Nvidia CUDA; and our FPGA kernel 97 82-2 is described using hardware-oriented C codes which are further synthesized into Verilog RTL using AutoESL tool [9] version 2011.1. Ta bles III, IV and V show the experimental results.
In Ta bles III and IV, we can see that both the GPU and FPGA offer substantial speedup compared to the single-thread CPU version. However, different applications will prefer dif ferent accelerators. In the case of denoise and segmentation, because the dynamic range of the data values are large, we need to use floating point computations, which are better suited for the GPU. Moreover, the data accesses in these two ap plications are quite regular, therefore the data coalescing and data reuse can be done easily. Thus, the GPU is the better accelerator for those two applications. For the other two ap plications, we performed the fixed-point computation for the FPGA implementation. In the FPGA registration implemen tation, we also explored inter-module streaming (overlapped tiling) to conserve bandwidth [8] . For the reconstruction appli cation, because the data accesses in the ray-tracing are random, the GPU implementation will use a lot of uncoalesced data ac cesses with a much lower off-chip bandwidth. The Convey FPGA system uses an interleaved (banked) off-chip memory (similar to the on-chip shared memory in GPU) that excels in random accesses. Because of these facts, the FPGA delivers a better performance for these two applications. Note that so far we only implemented one kernel of the reconstruction (the EMupdate part) [6] , while the TVupdate is done by the multi core CPU for the data presented in Ta bles IV and V.
Note that we try to use reasonable optimizations for each platform. At one point, the GPU-based segmentation is more than 100X faster than the single-threaded CPU. We later dis covered that there is a powf(a, 1.5) invocation that slows down the CPU code considerably. Replacing that with sqrtf(a*a*a) speeds up the CPU code by 4X to 5X. On the other hand, GPU has the special function unit (SFU) that can compute transcen dental functions efficiently. Computations involving subnor mal floating points are also very slow on the CPU. We have to use double-precision code for the denoise application for the 2563 dataset, because double-precision code is around 2X faster than the single-precision code.
Ta ble V shows the estimated energy used by the different platforms. Because of the difficulty in measuring the com ponent power in real-time, we use the thermal design power (TDP) to approximate the full-load power consumption. We then multiply TDP with the multi-threaded execution time to estimate the energy consumption. The TDP of the Quad-core Xeon L5408 2. 13GHZ is 40W. The TDP of the Tesla C 1060 is 200W. We use the Xilinx xPower tool to estimate the power of the FPGA design, and each FPGA design reports around 23.5W, and 94W in total for the four user FPGAs. We can see that using GPU or FPGA accelerators can be up to 4X more en ergy efficient for the four benchmark applications. When the accelerator is not presented with a good bandwidth (e.g., re construction on the GPU), its energy efficiency may be worse than a generic multi-core processor. Surprisingly, we see that while the Atom processor has a much lower power consumption, its computing energy is not substantially better for the four domain-specific applications. In particular, for the reconstruction application, the IPC for Xeon is quite high (the working set fits the L2 cache of Xeon but not Atom). For the denoise and segmentation application, floating point square root and divisions drag down the perfor mance of Atom significantly.
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Reconstruction
Note, because the memory footprint of a big dataset would not fit our Tegra 2 development board, only 1283 data points are shown in Ta bles VI and VII. The TDP of the Dual-core Atom 330 is 8W. 1
C. ARM-Based SOC
As the cross-compiler used by the SOC does not support OpenMP, we instead run multiple processes with a reduced workload to simulate the multi-threading behavior. The avail able parallelism is slightly larger using this scheme. The codes are compiled using android NDK using softfp ABI. The single thread performance of ARM is only slightly worse than Atom. But it achieves consistent gain in energy than the latter. ARM uses RISC instructions natively, while Atom converts CISC x86 instructions into RISC microcodes. We can see that ARM based system has a quite good balance between computation unit and memory systems, and they deliver remarkable en ergy savings compared with desktop systems. According to ARM webpage [1] , dual-core A9 at 800MHZ consumes 0.5W in TSMC 40nm technology, and 1.9W at 2GHz. Our Tegra 2 runs at IGHz, and we use linear interpolation to get an esti mate of 0.733W. 2 Note the marketing power consumption of whole Tegra 2 SOC is less than 0.5W [7] . We use our esti mated power number to compute the energy numbers in Ta ble VII.
V. CONCLUSIONS AND FUTURE W ORK
In this paper we benchmark a wide spectrum of platforms, from mobile-class to server-class platforms. We compare the performance as well as energy consumption (approximated by computing the product of TDP and execution time). Differ ent applications prefer different platforms, thus validating the benefits of heterogeneity.
Currently, the power numbers are estimated through the TDP. They should be replaced by more dedicated real-time measurements for more accurate energy results.
actual TDP should be even larger than the power consumption of ARM cores, because SOC integrates many other application processors. Also the ARM based Tegra 2 is a more recent product, which uses a newer technology as well. Thus the actual energy efficiency gap between Atom and ARM could be smaller than the numbers we reported in the Table VII. 99 82-2
